Generation of Embedded Hardware/Software from SystemC
نویسندگان
چکیده
منابع مشابه
Generation of Embedded Hardware/Software from SystemC
model (UML [10]), graphical finite state machine design environments (e.g StateCharts [11]), DSP graphical programming environments (e.g. Ptolemy [8]), or from synchronous programming languages (e.g Esterel [12]). A software generation from a high level model of operating system is proposed by several authors [13-16]. In [15], a software generation from SystemC is based on the redefinition and ...
متن کاملSystematic Embedded Software Generation from SystemC
The embedded software design cost represents an important percentage of the embedded-system development costs [1]. This paper presents a method for systematic embedded software generation that reduces the software generation cost in a platform-based HW/SW codesign methodology for embedded systems based on SystemC. The goal is that the same SystemC code allows system-level specification and veri...
متن کاملEmbedded Software Generation from SystemC for Platform Based Design
1 This document describes conventional and new software generation approaches for embedded systems. It justifies the need of another abstraction layer and points out why the specification language SystemC meets these needs. The SC2RTOS implementation library is presented, the realization of HW/SW partitioning is mentioned and an overview about the whole software generation from SystemC is given.
متن کاملAutomatic Generation of Scheduled SystemC Models of Embedded Systems From Extended Task Graphs
Because of the growing importance and increasing complexity of embedded systems, it is highly desired to shift the design process to a higher level of abstraction and to support an early system validation. Based on an abstract specification denoted as extended Task Graph (eTG) and allocation, binding, and scheduling information, a scheduled and executable SystemC model is generated, which repre...
متن کاملAutomatic Generation of SystemC Transactors from AsmL Specifications
The SoC design flow consists of different levels of abstraction. At Transaction Level Modeling (TLM) different modules communicate with each other through function calls. In contrast, at the Register Transfer Level (RTL), different modules communicate through pin level signaling. The notion of transactors has been introduced recently in order to link modules (IP blocks) written at different lev...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: EURASIP Journal on Embedded Systems
سال: 2006
ISSN: 1687-3963
DOI: 10.1186/1687-3963-2006-018526